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Abstract²For modular multilevel converters (MMCs) applied to medium-voltage DC distribution grids, using the traditional 
Nearest Level Modulation (NLM) as in HVDC systems can lead to severe current distortion due to significantly reduced module 
number. This paper proposes a hybrid modulation method combining NLM and Pulse Width Modulation (PWM) where only one 
module per arm operates under PWM mode. The proposed Nearest Level PWM (NL-PWM) method not only significantly reduces 
the current distortion, but also avoids the complicated voltage balancing control in each module. The harmonic characteristics of 
NL-PWM are derived using double Fourier transform, which provides theoretical basis for selecting module number and switching 
frequency for medium-voltage application in accordance with grid harmonic requirements. Finally, the harmonic characteristics 
and feasibility of the proposed modulation method are validated by simulation and experimental studies on a MMC with 6 modules 
per arm. The simulated and experimental results reveal that NL-PWM has better voltage and current harmonic characteristics over 
NLM and CPS-PWM, thereby suiting the application of MMC with few models. 
Index Terms²MMC, nearest level modulation, PWM, harmonic analysis, DC grid  
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I. INTRODUCTION 
In recent years, modular multilevel converter (MMC) has experienced fast development in a broad application prospects, e.g. 
DC transmission, solid state transformers, and renewable energy integration, due to its advantages of easy power/voltage expansion 
and low harmonic contents [1]-[2]. However, for application of medium-voltage (MV) DC distribution grids, there will be big 
increases in the staircase approximation error and voltage step due to the small module number. As a result, significant low-order 
voltage harmonics and current distortion could appear which deteriorates the power quality and make it difficult to meet the 
requirements of distribution grids. 
The modulation method has important influence on MMC performances, such as the switching loss, capacitor voltage balancing, 
and voltage harmonic contents [3]-[4]. Currently, there are two kinds of popular modulation methods for MMC, i.e., Nearest Level 
Modulation (NLM) and Carrier Phase-Shift PWM (CPS-PWM). In [5]-[9], the principle of NLM is introduced and its 
implementation is given in detail. The principle of CPS-PWM is presented in [10]-[16], and the voltage balancing and current 
averaging control are proposed. A novel strategy based on the CPS-PWM is proposed in [17] to implement fault-tolerant control 
of MMC by replacing failed sub-modules (SMs) with redundant SMs simultaneously. In [18] a flexible capacitor voltage control 
strategy based on CPS-PWM modulation for MMC for motor drives is proposed. However, the voltage balancing control is 
complicated under CPS-PWM and the switching loss increases as well.  
For MMC used in HVDC transmission with hundreds of series modules, an ideal sinusoidal current can be obtained under the 
staircase voltage modulated by NLM. However, for MVDC distribution networks below 10kV, only a few SMs are connected in 
series in each arm, and consequently, the small number of voltage levels result in significant low-order voltage harmonics. 
Although the voltage harmonics and current distortion can be reduced by applying CPS-PWM, the voltage balancing and current 
averaging control becomes more complicated since each SM is independently modulated. Its voltage balancing control has to be 
achieved by regulating the reference wave of each SM, and consequently, the modulation using different reference waves with 
phase-shifted carriers may cause additional harmonics. 
In order to expand the application of MMCs to MVDC distribution networks, this paper proposes a new modulation method to 
reduce current distortion. Based on the analysis of NLM and CPS-PWM methods, the modulation principle and implementation 
of the newly proposed PWM method are elaborated. To describe the harmonic characteristics of the proposed PWM method, the 
analytical expressions of the output voltage harmonics are derived using double Fourier transform. Finally, MMC performance 
and harmonics under different modulations are compared by simulations, and the feasibility of the proposed modulation method is 
verified by prototype experiments. 
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II. MMC TOPOLOGY AND MODULATION METHODS 
A. MMC topology 
A three-phase MMC topology is shown in Fig. 1. It has six arms and each arm consists of N sub-modules (SMs) and an inductor 
Ls. This paper only concerns on the half-bridge SM (HBSM) based MMC. The normal switching states of the HBSM are listed in 
Table I. 
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Fig. 1  MMC topology 
 
TABLE I 
SWITCHING STATES OF SM 
Mode S1 S2
 ism usm State 
1 1 0 >0 Uc charging 
2 1 0 <0 Uc discharging 
3 0 1 >0 0 bypass 
4 0 1 <0 0 bypass 
 
Taking phase a as an example, according to KVL, the voltages of the upper and lower arms of the MMC are expressed as 
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where upa and una are the total voltages of the cascaded SMs in the upper and lower arms respectively. ipa and ina are the currents 
of the upper and lower arms respectively. Ls is the arm inductor and uio is the phase to ground voltage which is referred as phase 
voltage in this paper.  
According to (1) and (2), and neglecting the arm inductance voltage, the phase voltage and DC voltage can be expressed as 
ao na pa
1 ( )
2
u u u                                                                                (3)
  
dc pa naU u u  .                                                                               (4)
  
B. NLM of MMC 
The staircase wave is utilized to approximate the desired sine wave by NLM, and the modulation principle is illustrated in Fig. 
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2. Compared with the high frequency PWM method, NLM has the advantages of less switching loss and easier voltage balancing. 
If the number of SMs is large enough, the output voltage and current of the MMC by NLM have good harmonic characteristics. 
Therefore, the NLM shows great superiority for HVDC systems above 100 kV. As shown in Fig. 2, the phase voltage and arm 
voltages by NLM are 
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where round(x) is the function of rounding the nearest integer. uao* is the reference voltage of phase a, and Uc is the capacitor 
voltage of the SM. Npa and Nna are the numbers of inserted SMs in the upper and lower arms of phase a, respectively. 
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Fig. 2  Principle of NLM strategy 
According to (3)-(6), the numbers of the inserted SMs in the upper arm and lower arms can be calculated as 
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where N is the number of SMs per arm. 
The selection of SMs for inserting also depends on the arm current direction and SM capacitor voltage. While ism>0, i.e., the 
capacitors are charging, the lower voltage SMs in the arm are selected first, whereas for ism<0, the higher voltage SMs are selected 
first. It can be known that, for the staircase approximation by NLM with only a few voltage levels, the low-order voltage harmonics 
and current distortion of the MMC will increase significantly. 
C. CPS-PWM of MMC 
For CPS-PWM, there are no low-order harmonics in the produced multilevel wave if the switching frequency is sufficiently 
high. Therefore, the multi-carrier PWM is more suitable for the MV MMC with fewer SMs. The principle of CPS-PWM (N=6) is 
shown in Fig. 3. The modulation of CPS-PWM is to compare the arm voltage reference with N carriers which have the phase shift 
of ʌN in order. Each of the SMs in one arm corresponds to a carrier wave ucn and all the 6 SMs share the same reference wave ur. 
If the reference wave is greater than the carrier, the SM corresponding to this carrier is inserted, otherwise, the SM is bypassed.  
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According to (3), if the voltage reference of phase a is *
aou , the reference waves of the upper and lower arms are 
* *
pa aou u  and 
* *
na aou u , respectively. Then each of SMs in upper/lower arm modulates independently according to the assigned voltage reference 
and carrier, and the module rotating for voltage balancing is no longer applicable. Thus, aside from the arm voltage reference, the 
60¶VYROWDJHUHIHUHQFHDOVRLQFOXGHVWKHquantities from voltage balancing control and circulating current averaging control, which 
is shown in Fig. 4. Unlike the ideal CPS-PWM method shown in Fig. 3, the reference waves of each SM are different in actual 
modulation, which results in additional harmonics of the MMC.  
0
ʌ
1
-1 0
uc1
Ȧt2ʌ
0 ʌ Ȧt2ʌ
P1
P2
P3
P4
P5
P6
(a)
(b)
0 ʌ
0
1
2
3
4
5
6
Ȧt
U/Uc
2ʌ
(c)
ur uc uc2uc3uc4uc5uc6
 
Fig. 3  Principle of CPS-PWM (a) Reference wave and carrier waves (b) Switching signals of SMs in one arm (c) Lower arm voltage 
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Fig. 4  Voltage balancing and circulating current control diagram of the SM under CPS-PWM 
For MV MMCs, the CPS-PWM generates better voltage quality than that of NLM. However, higher hardware requirements for 
calculation and synchronization are required, due to the extra voltage balancing and circulating current control in each SM, and 
the high frequency phase-shift modulation among SMs.  
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III. PROPOSED NEAREST LEVEL PWM OF MMC 
A. Principle of Proposed NL-PWM 
In order to solve the low-order harmonics problem associated with the NLM and complicated voltage control of CPS-PWM, a 
new NL-PWM method suitable for MV MMC is proposed in this section.  
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Fig. 5  Principle of NL-PWM strategy (a) Staircase wave generated by Nna SMs (b) Reference wave of the PWM module (c) Output voltage of lower arm (d) 
Phase voltage 
 
Fig. 5 illustrates the principle of the proposed NL-PWM for N=6. According to (3), the upper and lower arms should each have 
a PWM module and use opposite-phase references in order to generate the PWM waveform in the phase voltage. The lower arm 
of phase a is again taken as an example for illustration. A sine wave can be divided into two parts as shown in Fig. 5 (a) and (b). 
There are Nna SMs operated as inserted mode to generate staircase wave as shown in Fig. 5(a). On this base, only one SM operates 
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under PWM mode in each arm, and its reference wave is shown in Fig. 5(b). Thus a multi-level PWM waveform is obtained by 
superposing a two-level PWM wave upon the staircase wave to yield an equivalent sinusoidal output, as shown in Fig. 5 (c). 
Although the MMC with N SMs per arm can generate 2N+1 level while the upper arm using antiphase carriers with that of the 
lower arm, it leads to larger circulating current due to potential difference in the number of inserted modules of each phase. 
Therefore, this paper only illustrates N+1 level modulation for the MMC. Modulation for the upper arm is almost the same except 
the reversed phase of the reference wave. According to (3) and the modulation principle mentioned above, the phase voltage is an 
AC multilevel PWM waveform, as shown in Fig. 5 (d).  
For the MV MMC with NL-PWM, the output voltage becomes much closer to the ideal sine wave by introducing a PWM module 
even with few SMs. The NL-PWM method also inherits the advantage of NLM, i.e., the voltage balancing can be achieved by 
rotating inserted module sequence according to voltage sorting without extra control in each SM. This not only simplifies the 
control system but also ensures that the SMs in one arm adopt the same voltage reference as shown in Fig. 5(b). Thus, the non-
characteristic harmonics caused by the different SM voltage references for voltage balancing control under CPS-PWM can be 
avoided.  
B. Implementation of NL-PWM 
Under NL-PWM method, each module has three operation modes, i.e. mode 0, 1 and PWM, which are listed in Table II. 
TABLE II 
OPERATION MODES OF A SM UNDER NL-PWM 
Mode S1 S2
 State 
1 1 0 inserted 
0 0 1 bypass 
PWM ļ ļ PWM 
The number of SMs under mode 1 can be calculated by 
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where floor(x) is the function of retuning the largest integer less than or equal to x. upa* and una* are the reference wave of the upper 
arm and lower arm of phase a respectively.  
The voltage references of the upper and lower SMs under PWM mode are 
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According to (4), (8) and (9), the DC bus voltage can be calculated as 
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Therefore, the NL-PWM method can ensure the DC voltage of the MMC to remain at NUc in any instance while using N+1 level 
modulation. As long as the voltage balancing for each SM is realized, the arm circulating current can be reduced as well. However, 
for CPS-PWM, extra control loops for voltage balancing and current averaging are required. Similar to NLM, the NL-PWM 
achieves voltage balancing by sorting the capacitor voltages of each SM in one arm. Therefore, the voltage balancing control of 
NL-PWM is rather simple and easy to implement. 
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Fig. 6  Modulation diagram of NL-PWM for MMC 
Taking the lower arm of phase a as an example, the modulation process of NL-PWM is illustrated in Fig. 6. First, the number 
of SMs under mode 1, defined as k, is calculated using (8). In order to reduce the switching frequency, the voltage sorting and 
module rotating are activated only when the level of the staircase wave changes instead of during control cycle or PWM cycle. 
Thus, when the staircase wave level is constant, one of the SMs in an arm is fixed in PWM mode, and its mode will be changed 
while next voltage sorting occurs. As the SM operating in PWM mode switches between modes 1 and 0, it has less capacitor 
charging or discharging current than other SMs operating in mode 1. Therefore, the k SMs with the lowest/highest voltages should 
operate in mode 1 for increased changing/discharging, whereas the (k+1)th SM is selected as PWM module. For example, while 
inaWKHSMs operate in charging state, so the k SMs with lower capacitor voltages are selected to operate in mode 1. while the 
(k+1)th SM is identified as the PWM module, and the rest of SMs operate in mode 0.  
Due to the voltage sorting and module rotating when the staircase level changes in NLM, and the PWM module in NL-PWM 
has less charging/discharging current, the voltage ripple and required capacitor size of NL-PWM will similar to those of NLM 
with the same number of SMs. However, the switching loss of NL-PWM is slightly higher than that of NLM as one SM is operated 
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in PWM mode for reducing the current distortion. However, its total switching loss is still much lower than that of a two-level 
PWM converter..  
C. Harmonic analysis of the MMC with NL-PWM  
The capacitor voltages of the SMs are assumed to be balanced and constant in the following harmonic analysis. According to 
the principle of NL-PWM, the output multilevel PWM waveform of the MMC can be regarded as the superposition of a N-1 level 
staircase wave and a two-level PWM wave, i.e.  
na stair PWMu u u  .                                                                                 (11)
 
Therefore, the harmonic analysis of una is carried out with ustair and uPWM separately.  
According to the double Fourier transform for carrier based PWM method [19]-[20], the PWM wave can be expressed as 
^ ` ^ `00 0 0 0 0
1 1 1 1
( ) ( ) cos( ) sin( ) cos( ) sin( ) [ cos( ) sin( )]
2 n n m m mn mnn m m n
A
u t u x, y A ny B ny A mx B mx A mx ny B mx ny
f f f rf
    r
         ¦ ¦ ¦¦
  
(12) 
( )
2
1 ( , )
2
j mx ny
mn mn mnA jB C u x y e dxdy
S S
S SS

    ³ ³                                                (13) 
where y=Ȧrt and x=Ȧct, Ȧr and Ȧc are the angular frequencies of the reference wave and carrier wave, respectively.  
To obtain analytical expressions for the harmonics, the valid integral interval for x and y should be determined first, and then 
the amplitude of harmonics can be calculated by (13).  
0
1
-ʌ
-yk -yk+1 yk+1
ʌ
ur
y0y1yk y-y0
ur(k)ur(-k)
yN-y1
 
Fig. 7  Reference wave of the PWM module in the lower arm 
The reference wave of the PWM module in the lower arm, namely ur, is shown in Fig. 7, which can be divided into 2N 
segments. The switching instants are ±y0«yk«yN, where y0 ʌyN=0, and segment number k is the number of SMs in mode 1. 
The per-unit reference wave of segment ±k can be expressed as 
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where M=Uao_m/Uc. Uao_m is the peak value of *aou  and the capacitor voltage Uc is the voltage base.  
The switching instant yk can be calculated by 
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Fig. 8  PWM modulation process in one carrier cycle 
The PWM modulation process in one carrier cycle is shown in Fig. 8, where -ș, ș are the switching on/off points of the PWM 
module in one cycle, and the PWM wave in one cycle can be expressed as 
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According to (12)-(17), uPWM can be derived as 
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where <M> represents the smallest integer greater than M, Jn(x) is the n-order Bessel function.  
The Fourier series of the staircase wave in the lower arm is derived as 
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Substituting (18) and (24) to (11), the output voltage of the lower arm is expressed as 
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For the N+1 level modulation, the phase voltage has the same frequency spectrum with the lower arm voltage waveform 
except the DC component, which is expressed as 
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Likewise, the output voltage of phase b can be derived as 
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Then the Fourier series of the line voltage uab is given as 
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Fig. 9  The main harmonic components of the phase voltage by NL-PWM with different N 
 
The main harmonic components of the phase voltage with different N while fc=2000Hz and fr=50Hz are calculated according to 
above harmonic analytical expressions and shown in Fig. 9. The harmonic characteristics of the NL-PWM are summarized as 
follows. 
 (1) There is no low-order harmonics. The phase voltage contains odd carrier frequency harmonics (e.g. Ȧc, 3Ȧc瀖), sideband 
harmonics near carrier frequency (e.g. Ȧc瀾2Ȧr, Ȧc瀾4Ȧr瀖, 2Ȧc瀾Ȧr, 2Ȧc瀾3Ȧr瀖). The line voltage does not contain the harmonics 
of mȦc (m=1, 2, 3瀖). 
(2) As seen in Fig. 9, the harmonic of Ȧc is the most prominent harmonic component in the phase voltage spectrum, and the 
other harmonics are all less than 2% even with N=6. As the line voltage has no Ȧc harmonic, its total harmonic distortions (THD) 
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stays small even for the MMC with very few modules. However, for CPS-PWM, it has larger sideband harmonics caused by the 
multi-carrier modulation which also appear in line voltages.  
(3) The specific harmonic content and THD of the MMC with different N and Ȧc can be easily calculated using a program based 
on above harmonic analytical expressions instead of complicated MMC simulation, thus providing a theoretical basis for MV 
MMC design. 
IV. SIMULATION STUDIES 
A. Comparisons of different modulation methods 
To demonstrate the benefits of the proposed NL-PWM method for the MMC with fewer modules, comparisons of the output 
voltage and current are conducted with other two methods, i.e., NLM and CPS-PWM. The simulation parameters are listed in 
Table III.  
TABLE III 
PARAMETERS OF THE MMC SYSTEM FOR SIMULATION 
Items Parameters 
DC bus rated voltage  Udc_N=6000 V 
Rated Power PN=150kW 
Number of SMs in one arm N=6 
Arm inductance Ls=10mH 
Capacitor of SM C=3000ȝF 
SM capacitor rated voltage UCN=1000V 
AC load RL ȍ LL=20mH 
Reference wave Frequency  fr=50Hz 
Carrier frequency of NL-PWM  fc1=2000Hz 
Carrier frequency of CPS-PWM  fc2=333Hz 
Modulation ratio M=0.9 
 
The waveforms of the line voltage uab and its corresponding spectrum, the phase current ia, circulating current iza and capacitor 
voltage Uc under the modulations of NL-PWM, NLM and CPS-PWM are compared in Figs. 10 (a), (b) and (c) respectively, whereas 
the THDs of the line voltages and phase currents are listed in Table IV. As can be seen from the line voltage spectrums, there are 
notable low-order voltage harmonics under NLM. NL-PWM and CPS-PWM both have high-order harmonics, however, NL-PWM 
has smaller harmonics around Ȧc. The THDs of the voltage and current under NL-PWM are the smallest of the three modulations 
due to no low-order harmonics and smaller high-order harmonics. The amplitudes of the circulating current and capacitor voltage 
variation are nearly the same under these three modulations. As a result, the output current under NL-PWM is smoother than those 
under NLM and CPS-NLM. 
TABLE IV  
THDS OF OUTPUT VOLTAGE AND CURRENT (%) 
Items NL-PWM NLM CPS-PWM 
Line voltage 9.2
 
12 14.18 
Phase current 2.64 9.30 4.69 
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B. Verification of the harmonic analytical expression 
To verify the correctness of the presented harmonic expressions under NL-PWM, the calculated and simulated harmonic 
contents of the MMC phase voltage with different N are compared in Table V, and their spectra of N=6 are shown in Fig. 11. 
Unlike the theoretical calculation, the capacitor voltages are not constant and contain variations in the simulation with practical 
parameters. However, as the capacitor voltages are well balanced, the effect of their small variations to the harmonic spectrum is 
negligible. It can be seen that, the theoretical calculations correspond the simulation results well for different N. For example, when 
N=6, the THD of the phase voltage is 21.3% by simulation and 21.18% by theoretical calculation, whereas the largest harmonics 
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Fig. 10  Simulated comparisons of the MMC output voltage and current with different modulations (a) NL-PWM (b) NLM (c) CPS-PWM 
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of Ȧc are 16.76% and 16.72% by simulation and theoretical calculation, respectively. It can also be seen that, the THD of the phase 
voltage is inversely proportional to N, e.g., the THD of N=6 is almost 2 times of the THD of N=12.  
0 1000 2000 3000 4000 5000 60007000 8000 90000
4
8
12
16
Ph
as
e 
vo
lta
ge
 
sp
ec
tru
m
 
(%
)
f /Hz
0 1000 2000 3000 4000 5000 6000 70008000 90000
4
8
12
16
(b)
(a)
Ph
as
e 
vo
lta
ge
 
sp
ec
tru
m
 
(%
)
f /Hz
 
Fig. 11  Comparison of simulated and calculated spectrums of the phase voltage under NL-PWM (a) Simulated spectrum (b) Calculated spectrum 
TABLE V 
HARMONIC RATIOS OF THE PHASE VOLTAGE OF NL-PWM WITH DIFFERENT N 
 N=6 N=8 N=12 N=14 
Harmonic 
frequency 
Simulation 
(%) 
Calculation 
(%) 
Simulation 
(%) 
Calculation 
(%) 
Simulation 
(%) 
Calculation 
(%) 
Simulation 
(%) 
Calculation 
(%) 
Ȧc 16.76 16.72 12.16 12.37 7.48 7.63 6.48 6.25 
Ȧc±2Ȧs 1.55 1.61 1.16 1.13 0.22 0.17 0.28 0.16 
2Ȧc±Ȧs 1.08 1.08 0.20 0.21 0.75 0.80 0.38 0.57 
THD 21.3 21.18 16.51 16.06 10.66 10.34 9.22 8.89 
V. EXPERIMENTAL VERIFICATION 
To further verify the feasibility of the proposed NL-PWM method in a practical system, an MMC experimental platform is set 
up. The structure of the experimental platform is shown in Fig. 12, and the main parameters of the system are listed in Table VI. 
The DC side of the MMC is supplied by a diode rectifier, and the AC side is an inductive load. Thus the MMC operates as an 
inverter to transmit power from the DC side to the AC load. 
Fig. 13 shows the experimental waveforms of the SM voltages in one arm and the phase voltage. There is only one SM operates 
at PWM mode at any instant, and the mode switching and voltage sorting occur at the instant of level changing. Fig. 14 shows the 
experimental results of the capacitor voltages of the SMs in one arm. Although only one SM operates at PWM mode in one arm, 
the voltage balancing is realized by SM rotation according to voltage sorting. Figs. 15 (a) and (b) show the experimental results of 
the three-phase voltages and currents with the modulation ratio changing from 0.6 to 0.9, under NLM and NL-PWM respectively. 
The obvious current distortion (THDi=6.43) can be seen with the 7-level staircase voltages under NLM, whereas a much lower 
current distortion (THDi=1.37) is achieved when fed by the 7-level PWM voltages under NL-PWM, which are consistent with the 
theoretical analysis and simulation results.  
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Fig. 12  The experimental platform of MMC 
Table VI  
PARAMETERS OF THE EXPERIMENTAL SYSTEM 
Items Parameters 
DC bus rated voltage Udc=600 V  
Rated Power  PN=5kW 
Number of SMs in one arm N=6 
Arm inductance Ls=1.7 mH 
DC side capacitor Cdc=28.4 mF 
SM capacitor rated voltage UcN=100 V 
SM capacitor C=2.84 mF 
AC load LL=80mH RL=15ȍ 
Modulation wave frequency fr=50 Hz 
Carrier frequency fc=2000 Hz 
Modulation ratio M=0.9 
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VI. CONCLUSIONS 
This paper proposes a NL-PWM method for the MMC with fewer SMs applied to the DC distribution grids, and its validity and 
feasibility are tested by simulation and experimental studies. In contrast to traditional modulations, the NL-PWM has the 
advantages of simple voltage balancing control and better harmonic characteristics over NLM and CPS-PWM. Therefore, it is 
suited for MMC used in MVDC distribution networks. The harmonic expressions of the MMC output phase and line voltages 
under NL-PWM are obtained by means of double Fourier transform, which shows good harmonic characteristics of the proposed 
modulation method. The analytic expressions can provide a theoretical basis for practical applications of NL-PWM on MV MMC 
while choosing the switching frequency and module number to meet the distribution grid requirements. 
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